Abstract-This paper focuses on the operation of a gridconnected modular multilevel converter (MMC) supplying a pulsed dc load. The goal is to achieve minimum ac power fluctuation despite the high power fluctuation present on the dc side. The MMC has been selected for its inherent ability to decouple ac and dc current controllers. However, if no additional provisions are taken, the pulsed load causes imbalance of cell capacitor voltages between upper and lower arms in each phase. This paper presents the theoretical analysis of the imbalance problem and proposes a simple arm-balancing controller to enable the operation of the converter under pulsed dc load. The effectiveness of the controller has been successfully verified on a 7 kW MMC experimental prototype with a 3 kA pulsed dc load.
I. INTRODUCTION

M
ODULAR multilevel converters (MMCs) have been increasingly used in medium-and high-voltage applications, with the most common application being in HVdc transmission [1] . The MMC offers high efficiency, high modularity, and good ac waveform quality [2] . A three-phase MMC is presented in Fig. 1 . Each phase has two arms, comprised of the series connection of an arm inductor and a defined number of half-bridge submodules (forming a chainlink). In this paper, the MMC is the grid interface for a number of klystron modulators [3] , [4] used in the next-generation linear accelerator under feasibility studies at CERN [5] .
Klystron modulators generate the high-voltage short-duration pulses required by klystron accelerators, by discharging an input capacitor bank [6] . The simplified diagram of this application is shown in Fig. 2 , where the MMC is used as a charger for the capacitor bank. Therefore, a dc-link capacitor is present even though one of the benefits of the MMC is the absence of dc-link capacitors [2] . This capacitor has not been added to the system but is embedded into the load. During operation, the klystron modulators draw from the dclink input capacitor high current 140 μs long pulses at a repetition rate of 50 Hz. As a result, the dc voltage will have a 50 Hz ripple component [7] . Consequently, a defined amount of dc power fluctuation is present [4] , and the converter should act as a firewall, limiting the ac power fluctuation below 2% (for specifications, refer to [4] ). The current pulses are periodic, with 0278-0046 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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the same period as the grid voltages, with an arbitrary position within the grid voltage period. Independent control capability of the ac and dc sides, based on the decoupled converter model [8] , [9] , is an important feature of the MMC. However, it can be shown that the presence of 50 Hz ripple in the dc voltage is a constant source of imbalance between converter arms. If not compensated, this causes increased lowfrequency ac power fluctuation and ac current distortion [7] , [10] . This makes arm-balancing controllers necessary to achieve low ac power fluctuation.
In general, multicellular converters require cell capacitor voltage balancing, i.e., a mechanism for keeping the capacitor voltages at the correct levels. This can be achieved with different methods and at different levels of the control architecture. Usually, the problem of capacitor voltage balancing is related to balancing capacitor voltages within one arm, which is achieved by exploiting modulation methods and tightly related to the switching frequency [1] , [11] - [13] . In addition, balancing controllers are also used to maintain the energy stored in the converter phases or in the entire converter, while the modulation methods ensure the correct energy distribution within chainlinks [7] , [14] , [15] . Arm-balancing mechanisms reported in the literature are used to compensate for the converter asymmetries and transient imbalance. Often, the modulation signal for each cell is derived to provide balancing within the arm and also among arms [9] , [16] , [17] . In other methods, arm balancing is achieved by manipulating the circulating current reference to control the absorbed arm powers [7] , [15] , [18] .
The control algorithm proposed in this paper belongs to the second group, and it is based on the dc voltage ripple characteristics. Since the pulsed load is a constant source of imbalance among converter arms, the arm-balancing controller has to be capable of achieving zero error in the steady state, which is typically guaranteed by PI-based controllers, such as those used in [7] , [15] , and [19] .
In the next section, the decoupled ac-and dc-side control is revisited, and the overall control strategy is discussed. The third section analyzes the pulsed load effects on the average arm powers and suggests an analytical solution for the circulating current reference to achieve balancing. The fourth section presents the simulation results and their comparison with the analytically derived expectations on a 400 kV ac/20 kV dc/16.6 MW converter (full-scale rating [3] ). The fifth section presents the experimental results from a laboratory-scale prototype rated at 7 kW, for 225 V ac voltage and 400 V dc voltage.
II. CONTROL ALGORITHM
MMC control methodologies with decoupled ac and dc controllers have been proposed in [9] , [17] , and [20] . The decoupled control is based on the converter ac-and dc-side models, used to control phase current and circulating currents, respectively. In this paper, the term circulating current indicates the contribution of each phase to the total dc current. On a per-phase basis, the circulating current is the arithmetic average between upper and lower arm currents. The analysis proposed in this section neglects the impact of submodule capacitor ripple on the operation of the converter. As shown later in the experimental validation, the proposed arm-balancing control is not affected. The ac-side controller is based on the ac-side equation, which can be derived from Fig. 1 (phase A only) as
where
2 is the equivalent phase inductor and v A is a control variable corresponding to the differential-mode component of the arm voltages in phase A. This control variable has the grid voltage as the feed-forward term and another term compensating for the voltage drop across L eq .
Similarly, the dc-side controller is based on the dc-side equation, given by
where v ADC is a control variable corresponding to twice the common-mode component of the arm voltages. This control variable has a dc voltage feed-forward term and a compensation for the voltage drop across two arm impedances. It should be noted that v ADC is purely dc only in the ideal case. The need for suppressing the second harmonic circulating current and the injection of a circulating current reference for arm balancing adds ac components to this control variable.
Based on the previous model, the upper and lower arm voltages are defined by the two control variables as
If the modulation strategy ensures that arm voltages follow their reference, by neglecting the switching ripple, the arm voltages can be described by the ac-and dc-side control references:
In that case, the ac-and dc-side controllers are fully decoupled and the power fluctuation on the dc side does not cause increased power fluctuation on the ac side. The MMC used as a grid interface to klystron modulators requires the control of the ac active and reactive powers and the dc voltage to recharge the capacitor bank before the next pulse. The proposed concept of the controller is presented in Fig. 3 . The ac power references are used to compute the d, q current references for the PI phase current controllers [21] based on (1). The MMC has distributed energy storage, and the overall energy stored in the converter must be actively maintained. In [17] , the energy stored in each phase is controlled by varying the circulating current reference, and this approach is typical when the MMC is used as an inverter, e.g., drives. In the application analyzed in this paper, the dc power is imposed by the load and the energy control loop can only act on the ac active power reference (see Fig. 3 ). Naming P ACcorr as the active power component used for energy control, the relation between the sum of all cell capacitor voltages v tot (stored energy) and P ACcorr is approximated by
where N is the number of submodules per arm and V DC is the nominal dc voltage. The previous equation is valid under the assumption that the cells within converter arms are well balanced and the average cell voltages of all arms are close to the nominal cell voltage V DC N . A PI controller can be designed to ensure that v tot follows the reference, equal to 6 · V DC . The controller is an outer loop to the phase current controller, and its bandwidth has to be significantly lower. The ac-side control diagram is shown in Fig. 4 , where reactive power is set to zero for simplicity; AVG indicates a periodical average filter with a period of 20 ms to remove the voltage ripple; and signals entering PI controllers indicate errors if from comparison nodes, feed-forward terms otherwise.
The dc-side control diagram is presented in Fig. 5 , for phase A. The dc voltage controller generates the dc current reference, which contributes to circulating current references (one-third of the dc current). The controller is a slow PI acting on the average dc voltage, thus providing a constant dc current reference. Each circulating current reference is corrected in order to provide phase and arm balancing. Similarly to [16] where the total phase energy is controlled, a PI controller can be set to ensure that the average of the sum of cell capacitors is the same in all three phases. Each phase-balancing loop will output a dc offset for the circulating current reference. Naming ΔI Acirc as the phase A circulating current correction, the relation between the sum of the phase A cell capacitor voltages, v Atot , and the current correction is approximated by
The previous approximation is valid under the same assumptions as the one of (7). The sum of the offset components is zero, guaranteeing that there is no dc offset in the dc current. The arm-balancing controller requires a 50 Hz component in the circulating current [7] , [15] , [18] , which ensures zero average arm powers, enabling capacitor balancing. A pulsed dc load with a repetition rate of 50 Hz is a source of imbalance for the arms, and it will be discussed in the following sections.
The PI controller for dc current regulation, based on (2), tracks constant references with zero steady-state error. In this case, the reference is not constant because of the 50 Hz components. Also, the controller has to suppress the second harmonic current induced by the capacitor ripple. If a high-bandwidth controller is used, acceptable tracking errors are possible, as shown later in the simulation results. If perfect tracking is required, a proportional-resonant controller can be designed [22] . In any case, a dc voltage feed-forward is provided to attenuate the impact of the dc voltage ripple on the current control.
The modulation algorithm produces the gate signals for all the cells based on the arm references (5), (6) . The modulation adopted in this paper is a level-shifted carrier-based algorithm with sorting of the cell capacitor voltages considering dynamic allocation of the carriers to the specific cells [1] , [14] , [23] also known as nearest level control with pulsed width modulation Table II for the pulse position of 0.534 rad.
(PWM) [24] . In the given algorithm, only one cell in an arm performs PWM at a time and the balancing of the cells is guaranteed by the sorting algorithm.
III. PULSED LOAD EFFECTS AND THE NEED FOR ARM BALANCING
The frequency of the klystron modulator pulses is equal to the frequency of the grid (50 Hz), and, intuitively, when the current pulse happens, the modulation signals and arm currents of all the six converter arms are different, leading to different average arm powers and causing their imbalance. If arm balancing is not applied, i.e., if the circulating current reference is constant, the sum of all capacitor voltages of upper and lower arms (the overall available arm voltage) start diverging. This is illustrated for the case of an MMC rated at 20 kV dc voltage and 16.6 MW power, under pulsed load conditions, by showing the sum of all capacitor voltages of the phase A upper and lower arms together with the corresponding voltage references in Fig. 6 . At 0.35 s, overmodulation occurs in the lower arm, causing low-frequency distortion of the waveforms that leads to an increased ac power fluctuation, manifested with the lowfrequency region distortion [7] , [10] .
In order to analyze the imbalance, average upper and lower arm powers have to be computed. In ideal conditions, when the ac waveforms contain only the fundamental component, dc current is constant and the arm balancing is not applied, only the mean value, V DC , and the 50 Hz component v DC50 of the dc voltage are relevant for power balance
The average upper arm power during one period of the fundamental P Aup = p Aup is given by
where the products of a dc quantities and 50 Hz quantities are neglected since they do not contribute to the average power. Note that due to the constant circulating current reference, the dc-side control variable was approximated as
If equal ac and dc powers are assumed, i.e., P AC = 3 · v A · i A = P DC = V DC · I DC , the upper and lower arm powers become
The previous equations imply that with nonzero 50 Hz component in the dc voltage, there will be an imbalance between upper and lower converter arm average powers. This causes capacitor voltage drift, which will stop only when overmodulation is reached. The effect is present in all the phases but varies depending on the phase shift between phase current and the dc voltage 50 Hz ripple. The only way to balance the arm powers with the proposed control architecture and modulation strategy described by (5) and (6) is to act on the current references. To guarantee low ac power fluctuation, the ac reference should remain unchanged, and therefore, the modification of the circulating current references is necessary. As previously discussed, the frequency components of the arm currents and voltages that contribute to the absorbed arm powers are dominated by dc and 50 Hz, and therefore, those are assumed to be added to the circulating current. A dc offset in the circulating current affects both arm powers in the same way, and therefore, it can be used as a tool to maintain the energy stored in the converter phase (phase balancing) [17] . Adding a 50 Hz component to the circulating current affects upper and lower arm powers in an opposite way, and therefore, it can be used for the purpose of arm balancing [7] , [15] , [18] . In this case, the circulating current modification is based on average energy/power evaluation. Assuming that the circulating current has a generic 50 Hz component, used for arm balancing, it can be represented for phase A as i Acirc = I Acirc + i Acirc50 (12) where I Acirc is the dc component and i Acirc50 is the 50 Hz component of phase A circulating current reference. In this case, based on (2), the v ADC ref cannot longer be approximated with v DC , but must be written as
Average upper and lower arm powers are described by
and From the equations, the only way both upper and lower arm powers can be equal to zero at the same time is if
Equation (16) is true only if the 50 Hz dc voltage ripple and the 50 Hz circulating current reference are phase shifted by π 2 . In that case, based on the amplitudes and phase angle of all variables from (14) and (15) the amplitude of the 50 Hz component of the circulating current (I Acirc50 , for phase A) can be computed. The labels for phase angles (with respect to phase A of the grid) and amplitudes of the 50 Hz components of interest are given by Table I .
When the phase angle of the circulating current is fixed to φ Acirc50 = φ DC50 − π 2 , the amplitude of the 50 Hz component of the circulating current reference is
where ω is the grid frequency. As shown in Fig. 7 for phase A, an arm-balancing controller can be designed for each of the three phases to provide the 50 Hz component of the circulating current reference in order to compensate for the arm imbalance induced by the pulsed dc load. The amplitude and phase of the 50 Hz current reference component are provided as feed-forward terms, calculated using (17) and knowing the operating point of the converter. A correction to the amplitude is provided by a PI controller, which ensures equal energy stored in the upper and lower arms in each phase. The difference between upper and lower arm average powers ΔP Aarm , based on (14) and (15), is described by
where Δv Aarm is the difference between the sums of upper and lower arm cell capacitor voltages and should be controlled to zero for arm balancing. To provide the difference in power needed for arm balancing, a corresponding amplitude of the 50 Hz current I Acirc50 is given by
Using (19) as the control plant, a PI controller can be designed to add a closed-loop correction term to NUM A and ensure that the two arms store an equal amount of energy. From (17), the circulating current amplitudes in the different phases depend on the phase shift between the 50 Hz dc-link voltage ripple and the corresponding ac voltages and currents. Considering this, a net amount of 50 Hz component will be generally present in the total dc current, even if the dc current reference from the dc voltage controller is constant. This will increase the dc power fluctuation, but the ac power fluctuation will be maintained at a low level.
A similar balancing algorithm with a 50 Hz circulating current component aligned with the ac voltage reference of each phase is suggested in [18] , where only a proportional controller is used to cope with transient arm imbalances. In [15] , a PI-based armbalancing method with a 50 Hz component in the circulating current suggested that either arm balancing can be provided by controlling the amplitude when the angle of the current is fixed or by controlling the angle when the amplitude is fixed. Furthermore, it has been suggested that the arm balancing with the lowest current amplitudes is provided if the 50 Hz circulating current is aligned with the grid voltage of the corresponding phase.
In the method proposed in this paper, the same phase angle ( π 2 rad) is used for all circulating currents, and it is defined by the dc voltage ripple phase. This method does not guarantee minimum amplitude of the 50 Hz balancing current, but enables an arm-balancing control that is decoupled from the phase energy controller. In fact, forcing (16) in (14) and (15) means that a change in the 50 Hz balancing current does not affect the total phase power.
IV. SIMULATION RESULTS
Simulation results from a PLECS model of the converter are proposed to validate the overall controller and the proposed armbalancing method on an MMC rated for 20 kV DC and 16.6 MW. The converter and load parameters used in the simulation are given in Table II . The converter passives are sized according to [25] . The load is emulated with an ideal rectangular pulse current source with given amplitude, duration, and repetition rate. The bandwidth and phase margin (PM) of the controllers used in the simulation model are presented in Table III .
Based on (17) , DEN and the amount of 50 Hz circulating currents can be computed for a given 50 Hz dc voltage ripple. As shown in Fig. 8 , the denominators of all three phases have From the theoretical analysis and from simulation results, it can be seen that the sum of the three 50 Hz circulating current components will generally result in a nonzero dc current ripple at 50 Hz, with an amplitude dependent on the pulse position.
Based on (17), the expression for the resulting 50 Hz dc current ripple component can be found as a function of the dc voltage ripple angle and amplitude. Knowing the expression for the dc current, the load current (50 Hz component) and the dc-link capacitance, the dc voltage ripple amplitude can be computed for an arbitrary dc voltage angle. In addition, the voltage ripple phase angle is π 2 rad shifted from the load and dc current, and if ideal pulse is assumed, the relation between pulse position in radians and the dc voltage ripple 50 Hz component angle can be derived where PP stands for pulse position in radians and T pulse for pulse duration. The obtained amplitude of the dc current ripple using the analytical model and by simulation is presented in Fig. 11 . In the considered application, the pulse can be synchronized to the grid voltages, and therefore, a pulse position where all the denominators are far from their zero crossings can be selected. The following simulation results are related to a fixed pulse position of 0.534 rad. Fig. 12 presents the ac-and dc-side currents and voltages. The obtained ac currents are sinusoidal with a total harmonic distortion (THD) of 0.19%. The selected pulse position corresponds to a relatively low 50 Hz component in the dc current ripple (0.6%). In the ac converter phase voltages (v conA in Fig. 1 Table II for the pulse position of 0.534 rad. Fig. 13 shows the action of the arm-balancing controller on the 50 Hz circulating current references. Fig. 14 presents phase A upper and lower arm reference and available voltage (the sum of all cell capacitor voltages of an arm). Arm balancing is successful and the reference voltage is always lower than the available arm voltage, avoiding the overmodulation that was present in Fig. 6 . Fig. 15(top) shows the energy controller dynamics, by observing the average sum of all cell capacitor voltages in two cases, when arm balancing is applied and when it is not. At t = 1.5 s, the load peak current is reduced by 20% and the energy controller dynamics are not affected by the presence of the arm-balancing controller whose dynamics are presented in the bottom of Fig. 15 .
V. EXPERIMENTAL RESULTS
A small-scale prototype has been built to validate the behavior of the grid-connected MMC under pulsed dc-load conditions with the proposed arm-balancing controller. A four-cell-per-arm 7 kW converter has been designed by scaling both voltages and currents with the same scaling factor. A picture of the experimental converter is shown in Fig. 16 . A thyristorcontrolled resonant circuit has been designed to emulate the pulsed dc load, which generates a 3.3 kA current pulse in a shape of half a sinusoid (see Fig. 17 ). Table II lists the converter and the load parameters. The resonant load parameters are designed to provide the same average current (16.5 A) as the ideal rectangular pulse. Table III lists the bandwidth and PM of all controlled used in the experimental implementation.
The control algorithm is implemented in a digital signal processor-field-programmable gate array (DSP-FPGA) platform, including a Texas instruments 225 MHz TMS320C6713 DSP and FPGA cards used for data acquisition and PWM signal generation. The DSP board is equipped with an HPI daughter card for data logging, sampled at 10 kHz. The pulse load current and the dc voltage droop captured by the oscilloscope are presented in Fig. 18 . In the experimental converter, a certain amount of imbalance is present between the converter arms even when the pulsed load is not present. This is due to the nonfully symmetrical converter arms and to the errors in the acquisition system. Therefore, some arm balancing is necessary even with no-load or resistive dc-load conditions.
Experimental results consider the same pulse position range discussed in simulation. component in the dc current ripple is similar as in the case of simulation, 0.6% of the nominal dc current. Fig. 23 presents the sum of cell capacitor voltages of upper and lower arms obtained through the HPI. Initially, the arms are perfectly balanced and the arm-balancing controllers are operational. At t = 0 s, the arm-balancing controllers are disabled and the cell capacitor voltages of the upper and lower arms start diverging. At 
VI. CONCLUSION
This paper proposed a new arm-balancing method suitable for the operation of an MMC under pulsed dc load. The pulsed load is representative of the klystron modulators used in the nextgeneration linear particles accelerator under study at CERN. The MMC has been selected for its decoupled ac and dc control capability, allowing the suppression of the dc power fluctuation from the ac side.
The repetition rate of the pulsed load is 50 Hz, causing imbalance of the cell capacitor voltages between upper and lower arms in each phase. Without suitable provisions, overmodula-tion occurs in one arm of each phase, leading to distorted ac waveforms and large ac power fluctuation. The proposed armbalancing method is based on the addition of 50 Hz components in the circulating current references, orthogonal to the 50 Hz dc voltage ripple. Detailed analysis of the proposed method has been developed and the balancing controller has been design accordingly. The proposed method is sensitive to pulse position, and balancing is not possible for six pulse positions within the grid voltage period. However, if the klystron modulators are synchronized with the grid, the pulse position within the grid period can be controlled, avoiding the critical regions.
Simulation results provide a first validation of the behavior predicted by the analytical model. In addition, the proposed controller has been validated on a 400 V dc/7 kW experimental prototype. The obtained ac power fluctuation for pulse positions outside the critical regions is approximately 1.6%. The success of the arm-balancing method is proven, and the required circulating current references are in agreement to those obtained by simulation. From 1984 to 1990, he was a Research Assistant and Lecturer with the University of Bristol, where he was involved in teaching and research on power electronic systems. Since 1990, he has been with the Power Electronics, Machines and Control Group, University of Nottingham, Nottingham, U.K., where he is currently a Professor of power electronics. His research interests include power electronic converters and modulation strategies, variable-speed-drive systems, and electromagnetic compatibility.
